Skip to main content

Mehmet Burak Aykenar

  • FPGA DESIGN
  • VHDL VERIFICATION
  • HW/SW DESIGN WITH ZYNQ SoC
  • RISC-V
  • OPEN SOURCE ASIC DESIGN
  • Dini Yazılar

Etiket: open-source

Open-Source IC Design Flow for an Open-Source RISC-V Core

3 Ocak 202410 Ocak 2024 Burak Aykenar 1 Yorum

I can say I am more of an RTL design engineer. I had a lot of experience in RTL design deployed in FPGA systems before gaining interest in IC design. In FPGA, or now also in SoC (Processing System [PS] + Programmable Logic [PL]) you write your RTL code in one of the HDLs, namely […]

Devamını Oku

Son Eklenen İçerikler

  • Open-Source IC Design Flow for an Open-Source RISC-V SoC – Part2
  • RISC-V Based SoC Design with Open-Source Openlane IC Design Tool
  • Open-Source IC Design Flow for an Open-Source RISC-V Core
  • Where to Start to Design a RISC-V CPU Core?
  • Is it Worth to Design a RISC-V Core from Scratch?
  1. Seda - VERIFICATION of the HIGH SPEED UART TRANSCIEVER with FIFO CDCs USING UVVM
  2. Erkan Özvatan - Open-Source IC Design Flow for an Open-Source RISC-V Core
  3. Erdem - YAŞADIĞIM KALP KRİZİ VE SONRASINDA BANA DÜŞÜNDÜRDÜKLERİ
  4. Erdem - YAŞADIĞIM KALP KRİZİ VE SONRASINDA BANA DÜŞÜNDÜRDÜKLERİ
  5. sedat - HOW TO CREATE an AXI4-FULL CUSTOM IP with AXI4-LITE and UART INTERFACES in VIVADO

Arşiv

  • Ocak 2024
  • Eylül 2023
  • Ağustos 2023
  • Temmuz 2023
  • Ocak 2023
  • Ekim 2022
  • Mayıs 2022
  • Nisan 2022
  • Mart 2022
  • Şubat 2022
  • Ocak 2022
  • Aralık 2021
  • Kasım 2021
  • Ekim 2021

Kategoriler

  • Dini Yazılar
  • FPGA DESIGN
  • HW/SW DESIGN WITH ZYNQ SoC
  • OPEN SOURCE ASIC DESIGN
  • PHD STUDIES – KALMAN
  • RISC-V
  • VHDL ile FPGA PROGRAMLAMA
  • VHDL VERIFICATION
  • ZYNQ SoC HW/SW TASARIMI
  • LinkedIn
  • YouTube
Teknik İşler: Kerem Balta | Colorlib tarafından tasarlanmış, WordPress ile güçlendirilmiştir.